O I P & SOUND SOUN

Approved for use through 10/31/2002, ONB 651-00
US Patent & Trademark Office; U.S. DEPARTMENT OF COMMERT

\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	nder, the Peperwork Reduction Act of 1995, no persons are	US Peters & Trademark Office, U.S. CEPARTMENT OF COMMERC required to respond to a collection of information unless it contains a valid OMB control numb	
Substitute for form 1449A/PTO	Complete if Known		
SUBSTITUTE FOR FORM 1449APTO INFORMATION DISCLOSURGE MADEMAN OF STATEMENT BY APPLICANT	Application Number	10/726,166	
(Use as many sheets as necessary)	Filing Date	December 2, 2003	
	First Named Inventor	Smith, Malcolm	
	Group Art Unit	2817 2816	
	Examiner Name	Unknown Dinh le	
Sheet 1 of 1	Attorney Docket No: 8	384.B66US1	

US PATENT DOCUMENTS						
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (In CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	1,
DL		SHU, KELIU, et al., "2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier", <u>IEEE Journal of Solid-State Circuits</u> , 38(6), (June 2003), 866-875	
De		SHU, KELIU, et al., "A 16mW, 2.23-2.45GHz fully integrated Sigma Delta PLL with novel prescaler and loop filter in 0.35 mu m CMOS", 2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers, Philadelphia, Pennsylvania, June 8-10, 2003, (June 8, 2003), 181-184	

EXAMINER DATE CONSIDERED 6/3/05